Semiconductor devices including protruding insulation portions between active fins

ABSTRACT

A semiconductor device can include a field insulation layer including a planar major surface extending in first and second orthogonal directions and a protruding portion that protrudes a particular distance from the major surface relative to the first and second orthogonal directions. First and second multi-channel active fins can extend on the field insulation layer, and can be separated from one another by the protruding portion. A conductive layer can extend from an uppermost surface of the protruding portion to cross over the protruding portion between the first and second multi-channel active fins.

CROSS-REFERENCE TO RELATED APPLICATION

This application claims priority from Korean Patent Application No.10-2012-0138132 filed on Nov. 30, 2012 in the Korean IntellectualProperty Office, and all the benefits accruing therefrom under 35 U.S.C.119, the contents of which in its entirety are herein incorporated byreference.

FIELD

The present inventive concept relates to the field of semiconductorsand, more particularly, to semiconductor devices including multichannelactive fins.

BACKGROUND

Multi gate transistor structures have been provided including afin-shaped or nanowire-shaped, multi-channel active pattern (or siliconbody) on a substrate and a gate on a surface of the multi-channel activepattern.

Since multi gate transistors may utilize a three-dimensional channel,scaling may be more easily achieved than in other approaches. Inaddition, the ability to control current may also be improved withoutnecessarily increasing the length of the gate in the multi gatetransistor. Further, short channel effects, in which the potential ofthe channel region being affected by the drain voltage, may be moreeffectively addressed.

SUMMARY

Embodiments according to the inventive concept can provide semiconductordevices including protruding insulation portions between active fans.Pursuant to these embodiments, a semiconductor device can include afield insulation layer including a planar major surface extending infirst and second orthogonal directions and a protruding portion thatprotrudes a particular distance from the major surface relative to thefirst and second orthogonal directions. First and second multi-channelactive fins can extend on the field insulation layer, and can beseparated from one another by the protruding portion. A conductive layercan extend from an uppermost surface of the protruding portion to crossover the protruding portion between the first and second multi-channelactive fins.

BRIEF DESCRIPTION OF THE DRAWINGS

The above and other features and advantages of the present inventiveconcept will become more apparent by describing in detail preferredembodiments thereof with reference to the attached drawings in which:

FIGS. 1 and 2 are a layout view and a perspective view of asemiconductor device according to some embodiments of the presentinventive concept;

FIG. 3 is a partially perspective view illustrating a multi-channelactive pattern and a field insulation layer in the semiconductor deviceaccording to some embodiments of the present inventive conceptillustrated in FIGS. 1 and 2;

FIG. 4 is a cross-sectional view taken along the line A-A of FIGS. 1 and2;

FIG. 5 is a cross-sectional view taken along the line B-B of FIGS. 1 and2;

FIG. 6 is a perspective view illustrating a region C of FIGS. 1 and 2;

FIG. 7 is a cross-sectional illustration of the semiconductor deviceaccording to some embodiments embodiment of the present inventiveconcept compared to a conventional arrangement

FIG. 8A is a cross-sectional view of a semiconductor device according tosome embodiments of the present inventive concept;

FIG. 8B is a cross-sectional view of a semiconductor device according tosome embodiments of the present inventive concept;

FIG. 8C is a cross-sectional view of a semiconductor device according tosome embodiments of the present inventive concept;

FIG. 8D is a cross-sectional view of a semiconductor device according tosome embodiments of the present inventive concept;

FIG. 9A is a perspective view of a semiconductor device according tosome embodiments of the present inventive concept, and FIG. 9B is across-sectional view taken along the line B-B of FIG. 9A;

FIG. 10A is a perspective view of a semiconductor device according tosome embodiments of the present inventive concept;

FIG. 10B is a partially perspective view illustrating multi-channelactive patterns and a field insulation layer of the semiconductor deviceshown in FIG. 10A;

FIG. 11 is a cross-sectional view of a semiconductor device according tosome embodiments of the present inventive concept;

FIG. 12 is a cross-sectional view of a semiconductor device according tosome embodiments of the present inventive concept;

FIG. 13 is a cross-sectional view of a semiconductor device according tosome embodiments of the present inventive concept;

FIG. 14A is a block diagram of a semiconductor device according to someembodiments of the present inventive concept;

FIG. 14B is a block diagram of a semiconductor device according to someembodiments of the present inventive concept;

FIG. 15A is a perspective view of a semiconductor device according tosome embodiments of the present inventive concept;

FIG. 15B is a cross-sectional view of a semiconductor device accordingto some embodiments of the present inventive concept;

FIGS. 16 to 24 illustrate methods of forming the semiconductor deviceaccording to FIGS. 1-6;

FIGS. 25A and 25B illustrate intermediate structures provided viamethods of forming the semiconductor device according to FIG. 8A;

FIG. 26 is a block diagram of an electronic system including asemiconductor device according to some embodiments of the presentinventive concept; and

FIGS. 27A and 27B illustrate exemplary semiconductor systems in whichsemiconductor devices according to some embodiments of the presentinventive concept can be employed.

DETAILED DESCRIPTION OF EMBODIMENTS ACCORDING TO THE INVENTIVE CONCEPT

The inventive concept will is described fully hereinafter with referenceto the accompanying drawings, in which exemplary embodiments of theinventive concept are shown. The advantages and features of theinventive concept and methods of achieving them will be apparent fromthe following exemplary embodiments that will be described in moredetail with reference to the accompanying drawings. It should be noted,however, that the inventive concept is not limited to the followingexemplary embodiments, and may be implemented in various forms.Accordingly, the exemplary embodiments are provided only to disclose theinventive concept and let those skilled in the art know the category ofthe inventive concept. In the drawings, embodiments of the inventiveconcept are not limited to the specific examples provided herein and areexaggerated for clarity.

The terminology used herein is for the purpose of describing particularembodiments only and is not intended to limit the invention. As usedherein, the singular terms “a,” “an” and “the” are intended to includethe plural forms as well, unless the context clearly indicatesotherwise. As used herein, the term “and/or” includes any and allcombinations of one or more of the associated listed items. It will beunderstood that when an element is referred to as being “connected” or“coupled” to another element, it may be directly connected or coupled tothe other element or intervening elements may be present.

Similarly, it will be understood that when an element such as a layer,region or substrate is referred to as being “on” another element, it canbe directly on the other element or intervening elements may be present.In contrast, the term “directly” means that there are no interveningelements. It will be further understood that the terms “comprises”,“comprising”, “includes” and/or “including”, when used herein, specifythe presence of stated features, integers, steps, operations, elements,and/or components, but do not preclude the presence or addition of oneor more other features, integers, steps, operations, elements,components, and/or groups thereof.

It will be also understood that although the terms first, second, thirdetc. may be used herein to describe various elements, these elementsshould not be limited by these terms, These terms are only used todistinguish one element from another element. Thus, a first element insome embodiments could be termed a second element in other embodimentswithout departing from the teachings of the present invention. Exemplaryembodiments of aspects of the present inventive concept explained andillustrated herein include their complementary counterparts. The samereference numerals or the same reference designators denote the sameelements throughout the specification

FIGS. 1 and 2 are a layout view and a perspective view, respectively, ofa semiconductor device according to some embodiments of the presentinventive concept, FIG. 3 is a partially perspective view illustrating amulti-channel active pattern and a field insulation layer in thesemiconductor device shown in FIGS. 1 and 2. Specifically, FIG. 3illustrates a configuration of the semiconductor device shown in FIG. 2,except for a normal gate (sometimes referred to herein as an activegate) and a dummy gate. FIG. 4 is a cross-sectional view taken along theline A-A of FIGS. 1 and 2, FIG. 5 is a cross-sectional view taken alongthe line B-B of FIGS. 1 and 2, FIG. 6 is a perspective view illustratinga region C of FIGS. 1 and 2, and FIG. 7 illustrates the semiconductordevice according to FIGS. 1-6 compared to a conventional arrangement.

Referring first to FIGS. 1 to 6, the semiconductor device 1 may includea plurality of multi-channel active patterns F1 to F3 (sometimesreferred to herein as “fins”), a plurality of normal gates 147_1 to147_5, a field insulation layer 110, a plurality of dummy gates 247_1and 247_2, and a plurality of sources/drains 161 a and 162 a.

The plurality of multi-channel active patterns F1 to F3 may extend in asecond direction Y1. Each of the multi-channel active patterns F1 to F3may be part of a substrate 101 and may include an epitaxial layer grownfrom the substrate 101. In the illustrated embodiment, threemulti-channel active patterns F1 to F3 arranged end to end with eachother in a lengthwise direction are exemplified, but aspects of thepresent inventive concept are not limited thereto.

In the illustrated embodiment, the multi-channel active patterns F1 toF3 shaped of a rectangular parallelepiped are exemplified, but aspectsof the present inventive concept are not limited thereto. That is tosay, the multi-channel active patterns F1 to F3 may be chamfered.Specifically, corners of the multi-channel active patterns F1 to F3 maybe rounded. Since the multi-channel active patterns F1 to F3 extend in alengthwise direction along the second direction Y1, they may includelong sides formed along the second direction Y1 and short sides formedalong the first direction X1. Even if the corners of the multi-channelactive patterns F1 to F3 are rounded, the long sides and short sides maybe distinguished from each other by one skilled in the art. Themulti-channel active patterns F1 to F3 may be fin-shaped ornanowire-shaped. In the illustrated embodiment, fin-shaped multi-channelactive patterns F1 to F3 are exemplified.

The multi-channel active patterns F1 to F3 are defined to include activepatterns used in a multi gate transistor. That is to say, when themulti-channel active patterns F1 to F3 are fin-shaped, channels may beformed (during operation) along three surfaces of a fin, or channels maybe formed on two opposing surfaces of a fin. When the multi-channelactive patterns F1 to F3 are nanowire-shaped, channel may be formedaround a nanowire. The field insulation layer 110 may be formed on thesubstrate 101 and may surround portions of the plurality ofmulti-channel active patterns F1 to F3. The filed insulation layer canbe formed to include a major surface 109 that extends in two directions(e.g., X1 and Y1) that are orthogonal to one another.

In detail, the field insulation layer 110 may include a first region (aprotruding portion) 111 and a second region 112 having differentheights. The height of the second region 112 may be H0, and the heightof the first region 111 may be such that the first region protrudes fromthe major surface 109 by a particular distance H1. In detail, forexample, the first region 111 may be formed to separate the short sidesof the multi-channel active patterns F1 to F3, and the second region 112may be formed to contact long sides of the multi-channel active patternsF1 to F3. The first region 111 may be formed under the dummy gates 247_1and 247_2, and the second region 112 may be formed under the normalgates 147_1 to 147_5. In other words, a portion of the field insulationlayer 110 (that is, the second region 112) may be disposed betweenopposing multi-channel active patterns (for example, between F1 and F2or between F2 and F3). The first region 111 may be formed to extend in afirst direction X1, and the second region 112 may extend in a seconddirection Y1 and in the first direction.

In addition, as shown in FIG. 3, the protruding portion 111 may benotched to surround end portions of the multi-channel active patterns F1to F3 which are recessed therein. That is to say, the first region 111may include a first part 111 a and a second part 111 b. The first part111 a and the second part 111 b may have different widths. In detail,the width of the second part 111 b may be greater than the width of thefirst part 111 a. As the result, the second part 111 b may surround eachof the end portions of the multi-channel active patterns F1 to F3. Insuch a manner, it is possible to prevent the field insulation layer 110and the dummy gates 247_1 and 247_2 to be formed thereon from beingmisaligned. As further shown in FIG. 3, the protruding portion 111protrudes the particular distance H1 relative to the major surface 109in both the X1 and Y1 directions. The field insulation layer 110 may bean oxide layer, a nitride layer, an oxynitride layer, or a combinationthereof.

The plurality of normal gates 147_1 to 147_5 may be formed on thecorresponding multi-channel active patterns F1 to F3 to cross thecorresponding multi-channel active patterns F1 to F3. For example, firstto third normal gates 147_1, 147_2 and 147_3 may be formed on the firstmulti-channel active pattern F1, a fourth normal gate 147_4 may beformed on the second multi-channel active pattern F2, and a fifth normalgate 147_5 may be formed on the third multi-channel active pattern F3.The normal gates 147_1 to 147_5 may extend in the first direction X1.

The plurality of dummy gates 247_1 and 247_2 may be formed on thecorresponding field insulation layer 110 (that is, the first region 111of the field insulation layer 110) to crossover the protruding portion111 in the X1 direction. For example, the first dummy gate 247_1 may beformed on the first region 111 shown in the left side of FIG. 2, and thesecond dummy gate 247_2 may be formed on the first region 111 shown inthe right side of FIG. 2. In particular, each of the dummy gates 247_1and 247_2 may be formed on the corresponding first region 111 one byone. Two or more of the dummy gates 247_1 and 247_2 are not formed, butthe dummy gates 247_1 and 247_2 are formed one by one, thereby reducingthe layout size. It will be understood that the dummy gates may extendin the X1 direction, for example, to cross-over another fin, to form apart of an active gate, such as a pass transistor,

Referring to FIGS. 4 and 5, each normal gate (e.g., 147_1) may includemetal layers MG1 and MG2. As shown in FIGS. 4 and 5, the normal gate147_1 may be configured such that two or metal layers MG1 and MG2 arestacked. The first metal layer MG1 may control a work function, and thesecond metal layer MG2 may fill a space formed by the first metal layerMG1. For example, the first metal layer MG1 may include at least one ofTiN, TaN, TiC, and TaC. In addition, the second metal layer MG2 mayinclude W or Al. The normal gate 147_1 may be formed by, for example, areplacement process or a gate last process, but aspects of the presentinventive concept are not limited thereto.

Each dummy gate (e.g., 247_1) may have a configuration similar to thatof the normal gate 147_1. As shown, the dummy gate 247_1 may beconfigured such that two or metal layers MG1 and MG2 are stacked. Forexample, the first metal layer MG1 may control a work function, and thesecond metal layer MG2 may fill a space formed by the first metal layerMG1.

The gate insulation layer 145 may be formed between the multi-channelactive pattern F1 and the normal gate 147_1. As shown in FIG. 4, thegate insulation layer 145 may be formed on a top surface and sidesurfaces of the multi-channel active pattern F1. In addition, the gateinsulation layer 145 may be disposed between the normal gate 147_1 andthe field insulation layer (that is, the second region 112). The gateinsulation layer 145 may include a high-k material having a higherdielectric constant than a silicon oxide layer. For example, the gateinsulation layer 145 may include HfO₂, ZrO₂ or Ta₂O₅.

Referring again to FIGS. 1 to 6, a plurality of sources/drains 161 a and162 a may be disposed between the plurality of normal gates 147_1 to147_5 and between the normal gates (e.g., 147_1 and 147_4) and the dummygate (e.g., 247_1). In the illustrated embodiment, the sources/drains161 a and 162 a are formed by doping impurities to the multi-channelactive patterns F1 to F3, but aspects of the present inventive conceptare not limited thereto.

Spacers 151 may include at least one of a nitride layer and anoxynitride layer. The spacers 151 may be formed on sidewalls of theplurality of plurality of multi-channel active patterns F1 to F3, theplurality of normal gates 147_1 to 147_5, and the plurality of dummygates 247_1 and 247_2.

The substrate 101 may include one or more semiconductor materialsselected from the group consisting of Si, Ge, SiGe, GaP, GaAs, SiC,SiGeC, InAs and InP. Alternatively, the substrate 101 may a silicon oninsulator (SOI) substrate.

Referring to FIGS. 2 and 5, as described above, the first region 111 andthe second region 112 of the field insulation layer 110 have differentheights. The height of the first region 111 may be H0+H1, and the heightof the second region 112 may be H0.

A top surface of at least a portion of the field insulation layer 110(that is, the top surface of the first region 111) is higher than bottomsurfaces of the normal gates 147_1 to 147_5. The normal gates 147_1 to147_5 are formed along the top surface of the field insulation layer 110(that is, the top surface of the second region 112) and top surfaces andside surfaces of the multi-channel active patterns F1 to F3. In thenormal gates 147_1 to 147_5, the term “bottom surface” may mean thelowest parts of the bottom surfaces of the normal gates 147_1 to 147_5.In FIG. 2, the bottom surface may correspond to a part contacting thetop surface of the second region 112.

In other words, the top surface of the first region 111 may be parallelwith (or on the same level with) or higher than top surfaces of thesources/drains 161 a and 162 a. In other words, the top surface of thefirst region 111 may be parallel with or higher than the top surfaces ofthe multi-channel active patterns F1 to F3. In the illustratedembodiment, the top surface of the first region 111 is H2 higher thanthe top surfaces of the multi-channel active patterns F1 to F3.

In other words, heights of the dummy gates 247_1 and 247_2 are differentfrom heights of the normal gates 147_1 to 147_5. The top surfaces of thedummy gates 247_1 and 247_2 may be parallel with the top surfaces of thenormal gates 147_1 to 147_5. For example, when the dummy gates 247_1 and247_2 and the normal gates 147_1 to 147_5 are formed throughplanarization, the top surfaces thereof may be parallel with each other.Therefore, when the top surface of the first region 111 is higher thanthe top surfaces of the multi-channel active patterns F1 to F3, thedummy gates 247_1 and 247_2 are formed on the first region 111 and thenormal gates 147_1 to 147_5 are formed on the multi-channel activepatterns F1 to F3. Thus, in cross-sectional views, the heights of thedummy gates 247_1 and 247_2 are lower than the heights of the normalgates 147_1 to 147_5.

The semiconductor device in some environments according to the inventiveconcept is shown on the left side of FIG. 7 and a conventionalsemiconductor device is shown on the right side of FIG. 7 for thepurposes of comparison to one another.

In the conventional semiconductor device, for example, the fieldinsulation layer 110 is not divided into a first region 111 and a secondregion 112 and has a constant height. Thus, in the conventionalsemiconductor device, the field insulation layer 110 has a height H0between the first multi-channel active pattern F1 and the secondmulti-channel active pattern F2. In addition, in the conventionalsemiconductor device, a dummy gate 1247_1 is also disposed in a spacebetween the first multi-channel active pattern F1 and the secondmulti-channel active pattern F2. Thus, parasitic capacitance C11 formedbetween the dummy gate 1247_1 and the first multi-channel active patternF1 and parasitic capacitance C12 formed between the dummy gate 1247_1and the second multi-channel active pattern F2 are relatively large. Theparasitic capacitance C11 and C12 may adversely affect the operatingcharacteristics of the conventional semiconductor device. For example,the parasitic capacitance C11 and C12 may increase a delay time inoperating the semiconductor device. In addition, since there areconsiderably large contact areas between the dummy gate 1247 and thefirst multi-channel active pattern F1 and between the dummy gate 1247_1and the second multi-channel active pattern F2, an amount of leakagecurrent may be large.

In comparison, in the semiconductor device in some embodiments accordingto the inventive concept, since the top surface of the first region 111is parallel with (or on the same level with) or higher than the topsurfaces of the multi-channel active patterns F1 and F2, the lowestportion of the dummy gate 247_1 is not disposed in the space between thefirst multi-channel active pattern F1 and the second multi-channelactive pattern F2. Thus, the parasitic capacitance C1 (formed betweenthe dummy gate 247_1 and the first multi-channel active pattern F1) andparasitic capacitance C2 (formed between the dummy gate 247_1 and thesecond multi-channel active pattern F2) are relatively small. Inaddition, since there is little contact area between the dummy gate 247and the first multi-channel active pattern F1 or between the dummy gate247_1 and the second multi-channel active pattern F2, an amount ofleakage current may be small.

FIG. 8A is a cross-sectional view of a semiconductor device according toan embodiment of the present inventive concept, and FIG. 8B is across-sectional view of a semiconductor device according to anembodiment of the present inventive concept. Referring to FIG. 8A,recesses 125 may be formed between a plurality of normal gates 147_1 to147_5 and in a plurality of multi-channel active patterns F1 to F3between the normal gates 147_1 to 147_5 and dummy gates 247_1 and 247_2.

Sources/drains 161 and 162 are formed in the recesses 125. Each of thesources/drains 161 and 162 may include an epitaxial layer. That is tosay, the sources/drains 161 and 162 may be formed by epitaxial growth.In addition, the sources/drains 161 and 162 may be elevatedsources/drains protruding relative to the multi-channel active patternsF1 to F3.

As shown FIG. 8A, parts of the sources/drains 161 and 162 may overlapwith the spacers 145 and 245. That is to say, the parts of thesources/drains 161 and 162 may tucked under lower portions of thespacers 145 and 245, as labeled 167.

In a case where the semiconductor device is a PMOS transistor, thesources/drains 161 and 162 may include a compressive stress material.For example, the compressive stress material may be a material having alarger lattice constant than silicon (Si), for example, SiGe. Thecompressive stress material may improve the mobility of carriers (holes)of a channel region by applying compressive stress to a multi-channelactive pattern (e.g., F1).

However, in a case where the semiconductor device is an NMOS transistor,the sources/drains 161 and 162 may include the same material as thesubstrate 101 or a tensile stress material. For example, when substrate101 includes Si, the sources/drains 161 and 162 may include Si or amaterial having a smaller lattice constant than Si (e.g., SiC).

A top surface of the field insulation layer 111 may be parallel with atop surface of the multi-channel active pattern F1.

FIG. 8B illustrates that the dummy gate 247_1 and the field insulationlayer 111 are misaligned. According to FIG. 8B, when the dummy gate247_1 and the field insulation layer 111 are misaligned, a portion ofthe dummy gate 247_1 can overlap with the top surface of themulti-channel active pattern F1.

FIG. 8C is a cross-sectional view of a semiconductor device according toan embodiment of the present inventive concept.

Referring to FIG. 8C, a portion of the elevated source/drain 162 mayoverlap with the spacer 245. A semiconductor part 166 may be positionedbetween a region of the elevated source/drain 162 overlapping with thespacer 245 and the spacer 245.

The semiconductor part 166 is a region that is not etched because it iscovered by a mask 119 a, (described, for example, with reference to FIG.25B). The semiconductor part 166 may facilitate particularly shapedepitaxial growth when the elevated source/drain 162 is formed in a laterstep.

FIG. 8D is a cross-sectional view of a semiconductor device according toan embodiment of the present inventive concept. Referring to FIG. 8D, inthe semiconductor device according to the embodiment of the presentinventive concept, sources/drains 161 and 162 may be elevatedsources/drains. Top surfaces of the sources/drains 161 and 162 may be H5higher than top surfaces of the multi-channel active patterns F1 to F3.In addition, the sources/drains 161 and 162 and a normal gate 147 may beinsulated from each other by spacers 151.

A height of the source/drain 161 disposed between the plurality ofnormal gates 147_1 to 147_5 and a height of the source/drain 162disposed between the normal gates 147_1 to 147_5 and the dummy gates247_1 and 247_2 are equal to each other. It will be understood that, theterm “the heights of the source/drain 161 and the source/drain 162 areequal to each other” is defined to include process errors.

In the semiconductor device according to the embodiment of the presentinventive concept, as shown in FIG. 8D, a top surface of at least aportion of the field insulation layer 110 (e.g., a top surface of thefirst region 111) may be parallel with or higher than top surfaces ofthe elevated sources/drains 161 and 162. In the illustrated embodiment,the top surface of at least a portion of the field insulation layer 110(e.g., the top surface of the first region 111) is H3 higher than thetop surfaces of the elevated sources/drains 161 and 162. Thus, parasiticcapacitances C3 and C4 formed between the dummy gates 247_1 and 247_2and the elevated source/drain 162 can be small. In addition, since thereis little contact area between each of the dummy gates 247_1 and 247_2and the elevated source/drain 162, an amount of leakage current can besmall.

Heights of the dummy gates 247_1 and 247_2 and heights of the normalgates 147_1 to 147_5 are different from each other. The heights of thedummy gates 247_1 and 247_2 may be smaller than the heights of thenormal gates 147_1 to 147_5.

FIG. 9A is a perspective view of a semiconductor device according tosome embodiments of the present inventive concept, and FIG. 9B is across-sectional view taken along the line B-B of FIG. 9A. Referring toFIGS. 9A and 9B, a field insulation layer 110 may include a first region111 and a second region 112 having different heights. The height of thesecond region 112 may be H0 and the height of the first region 111 maybe H0+H4. The height of the first region 111, H0+H4, may be smaller thanthe height of the first region 111 shown in FIG. 2, H0+H1.

Heights of the dummy gates 247_1 and 247_2 and heights of the normalgates 147_1 to 147_5 may be different from each other. The heights ofthe dummy gates 247_1 and 247_2 may be greater than the heights of thenormal gates 147_1 to 147_5.

The parasitic capacitance of the semiconductor device shown in FIGS. 9and 9B may be greater than the parasitic capacitance (C1, C2 of FIG. 7)of the semiconductor device shown in FIG. 7. However, the parasiticcapacitance of the semiconductor device shown in FIGS. 9A and 9B maystill be smaller than the parasitic capacitance (C11, C12 of FIG. 7)associated with the conventional approach. Sources/drains 161 a and 162a may be elevated sources/drains.

FIG. 10A is a perspective view of a semiconductor device according tosome embodiments of the present inventive concept, FIG. 10B is apartially perspective view illustrating multi-channel active patternsand a field insulation layer of the semiconductor device shown in FIG.10A. Referring to FIGS. 10A and 10B, the plurality of multi-channelactive patterns F1 to F3, F11 to F13, F21 to F23 and F31 to F33 arearranged as shown in X1 and Y1 directions. That is to say, themulti-channel active patterns F1 to F3, F11 to F13, F21 to F23 and F31to F33 are arranged such that long sides thereof face each other. Indetail, the first multi-channel active pattern F1 and the multi-channelactive patterns F11, F21 and F31 are arranged abreast of each other inlateral directions. The second multi-channel active pattern F2 and themulti-channel active patterns F12, F22 and F32 are arranged abreast ofeach other in lateral directions. The third multi-channel active patternF3 and the multi-channel active patterns F13, F23 and F33 are arrangedabreast of each other in lateral directions.

The field insulation layer 110 may include a first region 111 and asecond region 112 having different heights. The first region 111 isformed to contact short sides of the multi-channel active patterns F1 toF3, F11 to F13, F21 to F23 and F31 to F33, and the second region 112 isformed to contact long sides of the multi-channel active patterns F1 toF3, F11 to F13, F21 to F23 and F31 to F33.

The first region 111 of the field insulation layer 110 may be shaped ofa fishbone antenna. In detail, the fishbone antenna includes atransmission line corresponding to a main bone passing through theentire fishbone antenna, and a plurality of dipoles corresponding tobones branched off to either side from the main bone In other words, afishbone antenna is constructed such that a plurality of dipoles arearranged at regular intervals along a lengthwise direction of atransmission line and with respect to the transmission line extending ina lengthwise direction of the fishbone antenna.

Therefore, the field insulation layer 110 may include a first part 111 a(a center axis region) extending in a first direction X1 and a pluralityof second parts 111 b (projecting regions) branched off to either sideof the first part 111 a. The first part of 111 a may include opposingnotches on opposite sides of the protruding portion 111 that areconfigured to allow the fins on either side to be recessed within thenotches.

The plurality of second parts 111 b (projecting regions) may be formedto surround end portions of the plurality of multi-channel activepatterns F1 to F3, F11 to F13, F21 to F23 and F31 to F33.

The plurality of normal gates 147_1 to 147_5 may be formed on thecorresponding multi-channel active patterns F1 to F3, F11 to F13, F21 toF23 and F31 to F33 to cross the corresponding multi-channel activepatterns F1 to F3, F11 to F13, F21 to F23 and F31 to F33. For example,first to third normal gates 147_1, 147_2 and 147_3 may be formed on themulti-channel active patterns F1, F11, F21 and F31, a fourth normal gate147_4 may be formed on the multi-channel active patterns F2, F12, F22and F32, and a fifth normal gate 147_5 may be formed on themulti-channel active patterns F3, F13, F23 and F33.

The plurality of dummy gates 247_1 and 247_2 may be formed on thecorresponding field insulation layer 110 (that is, the first region111).

FIG. 11 is a cross-sectional view of a semiconductor device according tosome embodiments of the present inventive concept. Referring to FIG. 11,a silicon on insulator (SOI) substrate may be used. That is to say,single crystalline silicon is formed on a buried oxide layer 102, and aplurality of multi-channel active patterns F1 to F3 may be formed usingthe single crystalline silicon. The buried oxide layer 102 and the fieldinsulation layer 101 may be disposed to make contact with each other.The use of the SOI substrate may further reduce a delay time inoperating the semiconductor devices. Sources/drains 161 a and 162 a maybe elevated sources/drains,

FIG. 12 is a cross-sectional view of a semiconductor device according tosome embodiments of the present inventive concept. Referring to FIG. 12,a normal gate 147_1 and a dummy gate 247_1 may be formed using a gatefirst process, without using a gate last process. In the illustratedembodiment, the normal gate 147_1 and the dummy gate 247_1 are made ofSi or SiGe, rather than a metal, but aspects of the present inventiveconcept are not limited thereto. Sources/drains 161 a and 162 a may beelevated sources/drains.

FIG. 13 is a cross-sectional view of a semiconductor device according tosome embodiments of the present inventive concept. Referring to FIG. 13,a plurality of contacts 191 and 192 may have the same height. It will beunderstood that the term “the plurality of contacts 191 and 192 have thesame height” is defined to include process errors.

The plurality of sources/drains 161 and 162 may be elevatedsources/drains. A height of the source/drain 161 disposed between aplurality of normal gates 147_1 to 147_5 and a height of thesource/drain 162 disposed between the normal gates 147_1 to 147_5 anddummy gates 247_1 and 247_2 are equal to each other. Thus, a contact 191formed on the source/drain 161 and a contact 192 formed on thesource/drain 162 may have substantially the same height.

FIG. 14A is a block diagram of a semiconductor device according to someembodiments of the present inventive concept, and FIG. 14B is a blockdiagram of a semiconductor device according to some embodiments of thepresent inventive concept. Referring to FIG. 14A, a multi gatetransistor 411 may be disposed in a logic area 410, and a multi gatetransistor 421 may be disposed in an SRAM area 420.

Referring to FIG. 14B, different multi gate transistors 412 and 422 maybe disposed in a logic area 410, Different multi gate transistors mayalso be disposed in an SRAM area, The multi gate transistor 411 may beany of the semiconductor devices shown in FIGS. 1-13 according to someembodiments of the present inventive concept, and the multi gatetransistor 412 may also be any of the semiconductor devices shown inFIGS. 1-13 according to the embodiments of the present inventiveconcept. For example, the multi gate transistor 411 may be thesemiconductor device shown in FIG. 5, the multi gate transistor 412 maybe the semiconductor device shown in FIGS. 9A and 9B, the multi gatetransistor 411 may be each of the semiconductor devices shown in FIGS.8A to 8D, and the multi gate transistor 412 may be the semiconductordevice shown in FIG. 12.

In FIG. 14A, the logic area 410 and the SRAM area 420 are examples, butaspects of the present inventive concept are not limited thereto. Forexample, the present inventive concept may also be applied to the logicarea 410 and an area for another type of memory (e.g., DRAM, MRAM, RRAM,or PRAM).

FIG. 15A is a perspective diagram of a semiconductor device according tosome embodiments of the present inventive concept. Referring to FIG.15A, a plurality of dummy gates 247_1 a, 247_1 b, 247_2 a, and 247_2 bmay be disposed between each of multi-channel active patterns F1 to F3.In the illustrated embodiment, each two dummy gates 247_1 a and 247_1 b,and 247_2 a and 247_2 b are examples, but aspects of the presentinventive concept are not limited thereto.

Each of the dummy gates 247_1 a, 247_1 b, 247_2 a and 247_2 b may beformed on each of field insulation layers 111 separated from each other,but aspects of the present inventive concept are not limited thereto.For example, the dummy gates 247_1 a and 247 _(—1) b may be formed onone field insulation layer 111, and the dummy gates 247_2 a and 247_2 bmay be formed on the other field insulation layer 111.

FIG. 15B is a cross-section diagram of a semiconductor device accordingto some embodiments of the present inventive concept. Referring to FIG.15B, the semiconductor device may include a first region I and a secondregion II. Any of the semiconductor devices shown in FIGS. 1-13according to the embodiments of the present inventive concept may beformed on the first region I. In the illustrated embodiment of thepresent inventive concept, the semiconductor device is exemplified inFIG. 15B.

On the second region II, a plurality of dummy gates 2247_1 and 3247_1may be disposed between the first multi-channel active pattern F1 andthe second multi-channel active pattern F2. In the illustratedembodiment, two dummy gates 2247_1 and 3247_1 are exemplified, butaspects of the present inventive concept are not limited thereto. Thedummy gates 2247_1 and 3247_1 are formed a field insulation layer 3111.Spacers 2151 and 3151 may be formed on sidewalls of the dummy gates2247_1 and 3247_1, respectively. In detail, part of the dummy gate2247_1 or part of the spacer 2151 may overlap with one side of the fieldinsulation layer 3111. In addition, the part of the dummy gate 2247_1 orthe part of the spacer 2151 may overlap with the other side of the fieldinsulation layer 3111. A source/drain 3162 may be disposed between thedummy gates 2247_1 and 3247_1 and a normal gate 147_1. The source/drain3162 may be an elevated source/drain.

Here, the first region I and the second region II are not limited toparticular regions. The second region II may be a relatively wide space,and the first region I may be a space smaller than the second region II.

Hereinafter, methods of forming the semiconductor device illustrated inFIGS. 1-5 are described with reference to FIGS. 16 to 24. FIGS. 17 and18 are cross-sectional views taken along lines A-A and B-B of FIG. 16,FIGS. 20 and 21 are cross-sectional views taken along lines A-A and B-Bof FIG. 19, and FIGS. 23 and 24 are cross-sectional views taken alonglines A-A and B-B of FIG. 22.

Referring to FIGS. 16 to 18, multi-channel active patterns F1 to F3 areformed on a substrate 101. The plurality of multi-channel activepatterns F1 to F3 may extend in a second direction Y1. The multi-channelactive patterns F1 to F3 may parts of the substrate 101 and may includean epitaxial layer grown from the substrate 101. The multi-channelactive patterns F1 to F3 may be shaped of a rectangular parallelepiped.The multi-channel active patterns F1 to F3 Since the multi-channelactive patterns F1 to F3 may include long sides formed along the seconddirection Y1 and short sides formed along the first direction X1. Here,the multi-channel active patterns F1 to F3 may be fin-shaped ornanowire-shaped. In the illustrated embodiment, fin-shaped multi-channelactive patterns F1 to F3 are exemplified.

Referring to FIGS. 19 to 21, an insulation layer 115 is formed on thesubstrate 101. The insulation layer 115 is a potential layer to becomethe field insulation layer 110 during an etching process. The insulationlayer 115 may be formed to surround the plurality of multi-channelactive patterns F1 to F3. As shown, the insulation layer 115 may fillspaces between the first to third multi-channel active patterns F1 to F3arranged abreast of each other in a lengthwise direction and may beformed to contact sidewalls of the first to third multi-channel activepatterns F1 to F3. In particular, a top surface of the insulation layer115 may be parallel with or higher than top surfaces of themulti-channel active patterns F1 to F3.

Referring to FIGS. 22 to 24, a mask 119 is formed on the plurality ofmulti-channel active patterns F1 to F3 and the insulation layer 115, andthe insulation layer 115 is patterned using the mask 119, therebycompleting the field insulation layer 110. The completed fieldinsulation layer 110 includes a first region 111 and a second region 112having different heights, and the first region 111 contacts short sidesof the multi-channel active patterns F1 to F3, and the second region 112contacts long sides of the multi-channel active patterns F1 to F3.

The top surface of the first region 111 may be parallel with or higherthan the top surfaces of the multi-channel active patterns F1 to F3. Inaddition, the first region 111 may be formed to surround end portions ofthe multi-channel active patterns F1 to F3.

Referring to FIGS. 2 to 5, a plurality of normal gates 147_1 to 147_5and a plurality of dummy gates 247_1 and 247_2 are formed on thesubstrate 101. Next, sources/drains 161 a and 162 a are formed atopposite sides of the normal gates 147_1 to 147_5. The normal gates147_1 to 147_5 are formed to cross the multi-channel active patterns F1to F3, and the dummy gates 247_1 and 247_2 are formed on the firstregion 111 of the field insulation layer 110. The top surface of thefirst region 111 may be higher than bottom surfaces of the first normalgates 147_1 to 147_5. The top surface of the first region 111 may behigher than top surfaces of the sources/drains 161 a and 162 a.

FIGS. 25A and 25B illustrate methods of forming the semiconductor deviceaccording to the embodiment shown in FIG. 8C. Referring to FIG. 25A, aninsulation layer 115 is formed on a substrate 101. A top surface of theinsulation layer 115 is on substantially the same level with topsurfaces of the plurality of multi-channel active patterns F1 and F2.

Referring to FIG. 25B, a mask 119 a is formed on the plurality ofmulti-channel active patterns F1 and F2 and the insulation layer 115,and the insulation layer 115 is patterned using the mask 119 a, therebycompleting the field insulation layer 110. When the insulation layer 115is patterned using the mask 119 a, portions of the top surfaces of themulti-channel active patterns F1 and F2, which are not covered by themask 119 a, are etched. However, portions of the top surfaces of themulti-channel active patterns F1 and F2, which are covered by the mask119 a, are not etched. As the result, a semiconductor part 166 isformed. Referring again to FIG. 8C, a normal gate 147_1, a dummy gate247_1 and an elevated source/drain 162 are formed.

FIG. 26 is a block diagram of an electronic system including asemiconductor device according to some embodiments of the presentinventive concept. Referring to FIG. 26, the electronic system 1100 mayinclude a controller 1110, an input/output device (I/O) 1120, a memorydevice 1130, an interface 1140 and a bus 1150. The controller 1110, theI/O 1120, the memory device 1130, and/or the interface 1140 may beconnected to each other through the bus 1150. The bus 1150 correspondsto a path through which data moves.

The controller 1110 may include at least one of a microprocessor, adigital signal processor, a microcontroller, and logic elements capableof functions similar to those of these elements. The I/O 1120 mayinclude a key pad, a key board, a display device, and so on. The memorydevice 1130 may store data and/or codes. The interface 1140 may performfunctions of transmitting data to a communication network or receivingdata from the communication network. The interface 1140 may be wired orwireless. For example, the interface 1140 may include an antenna or awired/wireless transceiver, and so on, The electronic system 1100 mayfurther include high-speed DRAM and/or SRAM as the operating memory forimproving the operation of the controller 1110. Fin type FETs accordingto embodiments of the present inventive concept may be incorporated intothe memory device 1130 or provided as part of the I/O 1120 or otherportions of FIG. 2C.

The electronic system 1100 may be a personal digital assistant (PDA), aportable computer, a web tablet, a wireless phone, a mobile phone, adigital music player, a memory card, or any type of electronic devicecapable of transmitting and/or receiving information in a wirelessenvironment.

FIGS. 27A and 27B illustrate an exemplary system to which semiconductordevices according to some embodiments of the present inventive conceptcan be applied. FIG. 27A illustrates an example in which a semiconductordevice according to an embodiment of the present inventive concept isapplied to a tablet, and FIG. 27B illustrates an example in which asemiconductor device according to an embodiment of the present inventiveconcept is applied to a notebook computer. At least one of thesemiconductor devices according to some embodiments of the presentinventive concept can be included in the tablet PC, the notebookcomputer, or the like.

While the present inventive concept has been particularly shown anddescribed with reference to exemplary embodiments thereof, it will beunderstood by those of ordinary skill in the art that various changes inform and details may be made therein without departing from the spiritand scope of the present inventive concept as defined by the followingclaims. It is therefore desired that the present embodiments beconsidered in all respects as illustrative and not restrictive,reference being made to the appended claims rather than the foregoingdescription to indicate the scope of the inventive concept.

What is claimed:
 1. A semiconductor device comprising: a fieldinsulation layer including a planar major surface extending in first andsecond orthogonal directions and a protruding portion that protrudes aparticular distance from the major surface relative to the first andsecond orthogonal directions; first and second multi-channel active finsextending on the field insulation layer, separated from one another bythe protruding portion; and a conductive layer extending from anuppermost surface of the protruding portion to cross over the protrudingportion between the first and second multi-channel active fins.
 2. Thesemiconductor device of claim 1 wherein the particular distance isgreater than a height of uppermost surfaces of the first and secondmulti-channel active fins beneath respective gates on the first andsecond multi-channel active fins.
 3. The semiconductor device of claim 2further comprising: a first source/drain in the first multi-channelactive fin directly adjacent to the protruding portion including anuppermost surface that is below the uppermost surface of the protrudingportion.
 4. The semiconductor device of claim 1 wherein the particulardistance is equal to a height of uppermost surfaces of the first andsecond multi-channel active fins beneath respective gates on the firstand second multi-channel active fins.
 5. The semiconductor device ofclaim 4 further comprising: a first source/drain in the firstmulti-channel active fin directly adjacent to the protruding portionincluding an uppermost surface that is above the uppermost surface ofthe protruding portion.
 6. The semiconductor device of claim 1 furthercomprising: side wall spacers on the conductive layer; and a non-planargate insulation layer between the uppermost surface of the protrudingportion and the conductive layer.
 7. The semiconductor device of claim 1wherein the conductive layer is included in a dummy gate.
 8. Thesemiconductor device of claim 1 wherein the conductive layer is includedin an active gate.
 9. A semiconductor device comprising: a fieldinsulation layer including a planar major surface extending in first andsecond orthogonal directions and a protruding portion that protrudes aparticular distance from the major surface relative to the first andsecond orthogonal directions; first and second multi-channel active finsextending on the field insulation layer, separated from one another bythe protruding portion; a conductive layer extending from an uppermostsurface of the protruding portion to cross over the protruding portionbetween the first and second multi-channel active fins; a non-planarinsulation layer between the conductive layer and the protrudingportion; and an active gate crossing over the first multi-channel activefin.
 10. The semiconductor device of claim 9 wherein the conductivelayer is included in a dummy gate located where the conductive layercrosses over the protruding portion.
 11. The semiconductor device ofclaim 9 wherein the particular distance is greater than a height ofuppermost surfaces of the first and second multi-channel active finsbeneath the active gate and the conductive layer.
 12. The semiconductordevice of claim 11 further comprising: a first source/drain in the firstmulti-channel active fin directly adjacent to the protruding portionincluding an uppermost surface that is below the uppermost surface ofthe protruding portion.
 13. The semiconductor device of claim 9 whereinthe particular distance is equal to a height of uppermost surfaces ofthe first and second multi-channel active fins beneath the active gateand the conductive layer.
 14. The semiconductor device of claim 13further comprising: a first source/drain in the first multi-channelactive fin directly adjacent to the protruding portion including anuppermost surface that is above the uppermost surface of the protrudingportion.
 15. A semiconductor device comprising: an insulation layerincluding a major surface and a protruding portion protruding from themajor surface; first and second multi-channel active fins directlyadjacent to one another and separated from one another by the protrudingportion; a finFET on the first multi-channel active fin; a conductivelayer extending from an uppermost surface of the protruding portion tocross over the protruding portion between the first and secondmulti-channel active fins; a finFET side wall spacer included in thefinFET, the finFET side wall spacer having a first height; and aconductive layer side wall spacer on the conductive layer, theconductive layer side wall spacer having a second height that is lessthan the first height.
 16. The semiconductor device of claim 15 whereinthe conductive layer is included in a dummy gate structure.
 17. Thesemiconductor device of claim 15 wherein the conductive layer isincluded in an active gate structure.
 18. The semiconductor device ofclaim 15 wherein a base of the finFET side wall spacer is below a baseof the conductive layer side wall spacer.
 19. The semiconductor deviceof claim 15 further comprising: an epitaxial source/drain region in thefirst multi-channel active fin; and a portion of the first multi-channelactive fin, outside the epitaxial source/drain region, between theepitaxial source/drain region and the protruding portion of theinsulation layer beneath the conductive layer.
 20. The semiconductordevice of claim 19 wherein the epitaxial source/drain region isself-aligned to an uppermost portion of the conductive layer side wallspacer.